ELECTRONICS AND ELECTRICAL ENGINEERING

ISSN 1392 – 1215 —

ELEKTRONIKA IR ELEKTROTECHNIKA

2009. No. 2(90)

ELECTRONICS

ELEKTRONIKA

Embedded Method of Soc Memory Repairing

T170

V. Hahanov, W. Gharibi, K. Mostovaya

Computer Engineering Faculty, Kharkov National University of Radioelectronics, Lenin Ave. 14, Kharkov, Ukraine, 61166, phone: (057) 70-21-421, (057) 70-21-326, e-mails: hahanov@kture.kharkov.ua, wggaribi@kku.edu.sa, kiu@kture.kharkov.ua

SOC Infrastructure Intellectual Property Technologies

The memory diagnosis and repair problem [1-12] is related to the tendency of continuous reduction of chip area, which is allocated to original and standardized logic, and simultaneous growth of embedded memory. As it is represented in Fig. 1, increase of the memory specific weight on a chip reduces to its complete dominance for data and program storage, which will reach 94% by the year 2014 [2]. It will provide not only fast response of carrying out of functions, but also flexibility that is appropriate to software concerning design error correction.

The memory element feature is the fact that some cells can fail under fault influence in the process of production and operation. This fact not always brings a memory matrix into a critical state, when the repair is not possible. So, such technical memory state, when the total quantity of faulty cells is not greater than spare capacities of a device (intended for repair), is considered below.

The research aim is to develop an algebra-logical method of embedded matrix memory diagnosis and repair in real time.

The problems: 1) SoC Infrastructure Intellectual Property Technologies; 2) An Infrastructure Intellectual Property method on the basis of the covering matrix; 3) Formalization of the algebra – logical AL-method for embedded memory repair; 4) Practical results.



Fig. 1. Memory specific weight on a chip SoC

Modern design technologies of digital systems on chips propose along with creation of functional blocks F-IP development of service modules I-IP, which are based on complex solving of the project quality problem and yield increasing in manufacturing that is determined by implementation of the following services into a chip [9]:

1) Diagnosis of failures and faults by analysis of information, which is obtained on the stage of testing and use of special methods of embedded fault lookup on the basis of the standard IEEE 1500 [12];

2) Repair of functional modules and memory after fixation of a negative testing result, fault location and identification of a fault type in carrying out of the diagnosis phase;

3) Measurement of the general characteristics and parameters of a device operation on the basis of on-chip facilities, which enables to make time and volt-ampere measurements;

4) Reliability and fault tolerance of a device operation in working that is obtained by diversification of functional blocks, redundancy of them and repair of SoC in real time.

Memory diagnosis and repair method

It is the representation of an exact method of memory elements diagnosis and repair by spares that enables to cover a set of fault cells by the minimally possible quantity of spares. The method is oriented on implementation of the Infrastructure Intellectual Property for SoC functionality. The structure solutions for realization of the method of diagnosis and repair of memory matrix fault cells are proposed. [5–7, 10].

In the process of operation and repair any kinds of memory it is necessary the guarantee of its technical compliance. In this regard, three procedures are carried out as given below: 1) Memory testing that consists of test patterns input, which oriented on identification of specific kinds of faults [1, 7]; 2) In the case of fault appearance, it is necessary an additional diagnosis procedure that enables to determine location, cause and kind of fault; 3) After fault detection, which blocks carrying out of the memory function, it is necessary to activate the repair process – replacement of faulty elements by spares, which initially are on a chip [5, 6]. Thereby, aforementioned actions are oriented on the growth of yield without significant

additional time and material costs. To repair, it is necessary to apply a special mechanism for memory repair, by means of replacement of faulty components by faultless ones from the chip reserve.

As a rule the testing procedure is realized by BISTblock (Built-In Self Test), which is hardware fast-acting generator of test patterns, as well as an analyzer (signature) of reactions of memory outputs on test patterns. Repair analysis consists of definition of covering possibility of faulty memory elements by available reserve components. Memory module has two parts: 1) functional cells, which are used for data and program storage, when a module is used in SoC; 2) reserve or spare cells, which are designed for memory repair in case of functional cells failure. Functional and reserve cells are joined together in the form of columns and rows. When a fault is detected, a row (a column), which includes a faulty element, is disconnected from the functional structure of memory cells and a row (a column) from chip reserve is connected on its place. The number of reserve components is limited, so it is necessary to apply a special mechanism of effective allocation of repair resource, for support of faulty memory elements covering by the minimally possible quantity of redundant rows and columns.

The search procedure of faulty cells covering by the minimal quantity of reserve rows and columns described above, can be realized as on-chip repair module or external one. In the second case data about errors is received from external modules; they are processed and pass to the controller that provides memory repair. It results in considerable time loss. So, the preferable solution is on-chip module realization, when data about errors is passed from BIST directly. Such mechanism is called as BIRA [5, 8] – Built-In Repair Analysis.

Memory repair is realized by disconnection of faulty elements (rows and columns of a matrix) by means of electrical fusion of metal links and connection of reserve ones. The fuse process can be electrical or laser. Electrical fuse equipment has smaller dimensions than laser one and it is used more frequently. Fuse is carried out by means of an instruction set, which can be stored in permanent memory inside chip (hard repair) or in random-access memory (soft repair) [5-7]. Soft repair has several advantages: when a defect appears, a new corrected instruction can be recorded to memory easily; there provide economic use of chip area and sufficient reliability [3]. Hard repair enables to use a simplified manufacturing test and provides detection of errors, which can not be fixed by soft repair under certain circumstances (for instance, overheat).

The structure of on-chip memory analysis and soft repair processes (BISR) [5–7] is represented in Fig. 2. 1) Chip activation, filling of the BISR register by zero values. 2) Run the BIST controller. Memory testing and accumulation of information about faulty cells in the BIRA register. 3) Transfer of information about faulty cells to the BISR register for subsequent fusion. 4) Scanning the BIRA registers, which contain the repair status, by the BIST controller for obtainment of faults information 5) Run the fuse controller in record mode and transfer the repair instructions from the BISR. 6) Chip restart. Recording the fuse information to the BISR register, replacement of faulty rows and columns by reserve components is fulfilled. 7) Run the BIST controller for repeated memory testing and verification of the repair result correctness.



Fig. 2. Flow of on-chip memory analysis and repair

The objective function Z of the given research can be defined on the basis of modern progress in the field of online memory repair in the following way: minimization of the repair cost (hardware costs) of a memory module $M = |M_{ij}|$ in the process of SoC operation by means of applying algebra-logical method of minimization of faultycells-set covering by a system of reserve elements subject to the constraints N on quantity of ones:

$$Z = \min_{i} [Q_{i}(F)]_{|Q_{i}(F) \le N_{max} = N_{r} + N_{c}}, \qquad (1)$$

where $Q_i(F)$ – the cost of i-th solution variant of the memory module $M = |M_{ij}|$ repair by means of the minimal subset of rows and columns $R = \{R_r, R_c\}$ of chip reserve that covers the set F of faulty memory cells

$$R \cap F = F, Z^{\uparrow} = \max |F_i|, F_i \in F \leftarrow \forall R_i.$$
 (2)

Method of minimal covering obtainment on an example, a memory matrix with five faulty cells [8], two reserve rows and a reserve column (Fig. 3) is considered below. Every reserve component (a row or a column) can repair from one up to n faulty cells, which belong to a row or a column.

The idea behind this method is to optimize replacement of faulty memory matrix elements by means of solving covering problem of faulty columns by row reserve. To illustrate the method, it is proposed originally to use the covering matrix of given faults F by some quantity of rows (it can be test patterns or reserve rows) X and

$$|\mathbf{F}| \ge |\mathbf{X}| = \{\mathbf{F}_1, \mathbf{F}_2, \mathbf{F}_3, \mathbf{F}_4, \mathbf{F}_5, \mathbf{F}_6, \mathbf{F}_7, \mathbf{F}_8\} \ge$$
$$\ge \{\mathbf{X}_1, \mathbf{X}_2, \mathbf{X}_3, \mathbf{X}_4, \mathbf{X}_5, \mathbf{X}_6\}.$$
(3)

Let the matrix Y is specified:

$(F_j \cap X_i \neq \emptyset$	$\rightarrow Y$	ij =	= 1)	&	(Fj	\cap	Xi	= \$	Ø -	$\rightarrow Y_{ij} = 0$:	(4)
		Fl	F ₂	F ₃	F ₄	F_5	F ₆	F ₇	F ₈		
	X1	1					1				
	X2		1	1				1	1		
Y =	X ₃					1			1		
	X ₄	1			1						
	X ₅			1	1						
	X ₆					1	1				

The exact solution of the covering problem of faults by minimal quantity of reserve memory rows is based on synthesis of the Boolean function which is written as product of sums, written by constituents of unities, corresponding to columns of the matrix:

$$Y = (X_1 \lor X_4) \& (X_2) \& (X_2 \lor X_5) \& (X_4 \lor X_5) \& \\ \& (X_3 \lor X_6) \& (X_1 \lor X_6) \& (X_2) \& (X_2 \lor X_3).$$
(5)



Fig. 3. Memory matrix with fault cells

In the given case, an analytic notation in the Boolean function form, represented in conjunctive normal form (CNF), is the initial model that contains a full set of covering problem solutions which is solved by finding disjunctive normal form (DNF). The transformation procedure of CNF to DNF by means of all multiplication terms is performed. As a result of equivalent transformations, performed in compliance with the algebra of logic rules, it is came out the Boolean function that contains all possible fault covers, defined by four variants of row combinations:

$$Y = (X_1 X_2 \vee X_2 X_4)(X_2 X_4 \vee X_4 X_5 \vee X_5 X_5 \vee X_2 X_5) \&$$

$$\& (X_1 X_3 \vee X_1 X_6 \vee X_6 X_6 \vee X_3 X_6)(X_2 X_2 \vee X_2 X_3) =$$

$$= (X_1 X_2 X_3 X_4 \vee X_2 X_4 X_6 \vee X_1 X_2 X_3 X_5 \vee X_1 X_2 X_5 X_6).$$
(6)

The minimal solution of covering problem contains three reserve rows, which can cover 8 faults in the memory matrix:

$$\mathbf{Y} = \mathbf{X}_2 \mathbf{X}_4 \mathbf{X}_6. \tag{7}$$

For the use of proposed memory-repair-method, it is necessary to remember that every fault F_i in a memory matrix belongs to a row and a column simultaneously. So, transformation of the topological fault model to the covering matrix consists of assignment of row and column numbers, which are distorted by given fault, to every fault. For instance (Fig.3), where there are 5 faulty cells, which are covered by three columns and 4 rows, the transformation turns a memory matrix into the covering column table. where left specifies one-to-one correspondence between fault coordinates (row and column numbers of a memory matrix) and rows of a fault covering:

	X _i F _j	F ₁	F ₂	F ₃	F ₄	F ₅
-	$C_2 \rightarrow X_1$		1		1	
	$C_4 \rightarrow X_2$			1		1
Y =	$C_8 \rightarrow X_3$	1				
-	$R_3 \rightarrow X_4$	1	1			
	$R_5 \rightarrow X_5$			1		
	$R_7 \rightarrow X_6$				1	
	$R_{10} \rightarrow X_7$					1

In other words, the memory matrix topology is transformed from two-dimensional metrics to onedimensional row structure, which have defined covering features concerning about fault columns.

The following Boolean function forms logical product of disjunctions, written by constituents of unities, corresponding to columns of the matrix

$$(F_j \cap X_i \neq \emptyset \to Y_{ij} = 1):$$

$$\begin{aligned} \mathbf{Y} &= (\mathbf{X}_{3} \lor \mathbf{X}_{4})(\mathbf{X}_{1} \lor \mathbf{X}_{4})(\mathbf{X}_{2} \lor \mathbf{X}_{5})(\mathbf{X}_{1} \lor \mathbf{X}_{6})(\mathbf{X}_{2} \lor \mathbf{X}_{7}) = \\ &= (\mathbf{X}_{1}\mathbf{X}_{3} \lor \mathbf{X}_{1}\mathbf{X}_{4} \lor \mathbf{X}_{3}\mathbf{X}_{4} \lor \mathbf{X}_{4})(\mathbf{X}_{1}\mathbf{X}_{2} \lor \mathbf{X}_{1}\mathbf{X}_{5} \lor \mathbf{X}_{2}\mathbf{X}_{6} \lor \\ &\lor \mathbf{X}_{5}\mathbf{X}_{6})(\mathbf{X}_{2} \lor \mathbf{X}_{7}) = (\mathbf{X}_{1}\mathbf{X}_{3} \lor \mathbf{X}_{4})(\mathbf{X}_{2} \lor \mathbf{X}_{7})(\mathbf{X}_{1}\mathbf{X}_{2} \lor \\ &\lor \mathbf{X}_{1}\mathbf{X}_{5} \lor \mathbf{X}_{2}\mathbf{X}_{6} \lor \mathbf{X}_{5}\mathbf{X}_{6}) = (\mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{3} \lor \mathbf{X}_{2}\mathbf{X}_{4} \lor \mathbf{X}_{1}\mathbf{X}_{3}\mathbf{X}_{7} \lor \\ &\lor \mathbf{X}_{4}\mathbf{X}_{7})(\mathbf{X}_{1}\mathbf{X}_{2} \lor \mathbf{X}_{1}\mathbf{X}_{5} \lor \mathbf{X}_{2}\mathbf{X}_{6} \lor \mathbf{X}_{5}\mathbf{X}_{6}) = (\mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{3} \lor \\ &\lor \mathbf{X}_{4}\mathbf{X}_{7})(\mathbf{X}_{1}\mathbf{X}_{2} \lor \mathbf{X}_{1}\mathbf{X}_{5} \lor \mathbf{X}_{2}\mathbf{X}_{6} \lor \mathbf{X}_{5}\mathbf{X}_{6}) = (\mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{3} \lor \\ &\lor \mathbf{X}_{4}\mathbf{X}_{7})(\mathbf{X}_{1}\mathbf{X}_{2} \lor \mathbf{X}_{1}\mathbf{X}_{5} \lor \mathbf{X}_{2}\mathbf{X}_{4}\mathbf{X}_{7} \lor \mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{3}\mathbf{X}_{5} \lor \\ &\lor \mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{4} \lor \mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{3}\mathbf{X}_{7} \lor \mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{3}\mathbf{X}_{5} \lor \\ &\lor \mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{4}\mathbf{X}_{7} \lor \mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{3}\mathbf{X}_{6}\mathbf{X}_{7} \lor \mathbf{X}_{1}\mathbf{X}_{3}\mathbf{X}_{5}\mathbf{X}_{6}\mathbf{X}_{7} \lor \\ &\lor \mathbf{X}_{1}\mathbf{X}_{3}\mathbf{X}_{5}\mathbf{X}_{7} \lor \mathbf{X}_{1}\mathbf{X}_{4}\mathbf{X}_{5}\mathbf{X}_{7} \lor \mathbf{X}_{4}\mathbf{X}_{5}\mathbf{X}_{6}\mathbf{X}_{7} = \\ &= (\mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{3} \lor \mathbf{X}_{1}\mathbf{X}_{2}\mathbf{X}_{4} \lor \mathbf{X}_{2}\mathbf{X}_{4}\mathbf{X}_{6} \lor \mathbf{X}_{1}\mathbf{X}_{3}\mathbf{X}_{5}\mathbf{X}_{7} \lor \\ &\lor \mathbf{X}_{1}\mathbf{X}_{4}\mathbf{X}_{5}\mathbf{X}_{7} \lor \mathbf{X}_{4}\mathbf{X}_{5}\mathbf{X}_{6}\mathbf{X}_{7}. \end{aligned} \tag{8}$$

The equivalent transformations enable to simplify the complex construction – conjunctive normal form – and to obtain the minimal set of all solutions, a number of that is equal to six in this case. Subset of minimal solutions is defined by three conjunctive terms, every of which contains 3 reserve elements for memory matrix repair:

$$Y = X_1 X_2 X_3 \vee X_1 X_2 X_4 \vee X_2 X_4 X_6.$$
(9)

Formalization of optimal algebra-logical memory repair method

The objective function is defined as minimization of reserve components of the memory matrix (S – spare), which are needed for its repair in the process of SoC operation by means of synthesis of disjunctive normal form of faulty elements, covering and subsequent choice of the minimal conjunctive term $X^t(R^t, C^t) \in Y$ that satisfies the limitations on quantity of the reserve rows and columns S_{max}^r , S_{max}^c , which enter into the logical product:

$$Z = \min_{t=\overline{1,n}} (|X^{t}|)|_{|S^{t}|+|S^{c}|\leq S_{\max}; |S^{t}|\leq S_{\max}^{t}; |S^{c}|\leq S_{\max}^{c}}, \quad (10)$$

$$X^{t} \in Y = \{X^{t}, X^{t}, ..., X^{t}, ..., X^{n}\},$$
(11)
$$X^{t} = (X_{1}^{t} \& X_{2}^{t} \&, ..., \& X_{i}^{t} \&, ..., \& X_{m}^{t}\},$$
(12)

where every resulting conjunctive term of the function Y is made from the row and column identifiers $X^{t} = (R^{t}, C^{t})$, which cover all faults in the memory matrix. The best solution is a term of minimal length at Quine mark, in which there are rows and columns, covering all faults. In a particular case, a solution can contain none rows (columns), when existing columns (rows) from memory matrix reserve are sufficient for memory repair. The model of definition process of minimal quantity of spares, which cover all detected faults in a memory matrix, comes to the following items:

1. Transformation of two-dimensional model of a memory matrix faults to the fault covering table by reserve rows and columns. To achieve the goal of topological memory model in the form of matrix, identifying detected faults, is considered:

$$\mathbf{M} = \left| \mathbf{M}_{ij} \right|, \mathbf{M}_{ij} = \begin{cases} 1 \leftarrow \mathbf{T} \oplus \mathbf{f} = \mathbf{1}; \\ 0 \leftarrow \mathbf{T} \oplus \mathbf{f} = \mathbf{0}. \end{cases}$$
(13)

Here a matrix coordinate is equal to 1, if the fault-free behaviour function of a cell gives unit value on a test, the coordinate is identified as faulty. After fixation of all faults construction of the fault covering table $Y = |Y_{ij}|, i = \overline{1, n}; j = \overline{1, m}$ is carried out, where columns correspond to the set of detected faults m and rows are numbers of columns and rows of a memory matrix, which have faults:

$$\mathbf{Y} = \left| \mathbf{Y}_{ij} \right|, \mathbf{Y}_{ij} = \begin{cases} 1 \leftarrow \mathbf{C}_i(\mathbf{R}_i) \cap \mathbf{F}_j \neq \emptyset; \\ 0 \leftarrow \mathbf{C}_i(\mathbf{R}_i) \cap \mathbf{F}_j = \emptyset. \end{cases}$$
(14)

Instead of the two-dimensional metrics components C and R the one-dimensional vector is used, it is concatenated from two sequences C and R, the power of which is equal to n = p + q:

$$\begin{split} &X = C^*R = (C_1, C_2, ..., C_i, ..., C_p)^*(R_1, R_2, ..., R_j, ..., R_q) = \\ &= X^c * X^r = (X_1, X_2, ..., X_i, ..., X_p, X_{p+1}, X_{p+2}, ..., X_{p+j}, ..., X_{p+q}). \end{split}$$
(15)

At that there exists one-to-one correspondence between the initial set elements (C, R) and the resulting vector X, which is defined in the first column of the matrix Y. It is necessary to say that transformation X = C * R is carried out, for ease of consideration and subsequent forming of disjunctive normal form (uniformity of variables, forming the Boolean function). If the procedure is not carried out, the function is defined by two kinds of variables, containing rows and columns of a memory matrix..

2. Construction of conjunctive normal form for analytic, complete and exact solution of the covering problem. After generation of the covering matrix that contains zero and unit coordinates the synthesis of analytic covering form is carried out by writing of CNF by columns. Here, a number of conjunctive terms is equal to quantity of table columns and every disjunction is written by unit values of a current column:

$$Y = \bigwedge_{j=1}^{m} (Y_{pj} \vee Y_{qj})_{\{Y_{pj}, Y_{qj}\}=1} = \bigwedge_{j=1}^{m} (X_{pj} \vee X_{qj}).$$
(16)

From the last expression, it is obvious that every column has two coordinates only, which has unit value, and the number of logical products is equal to the total quantity of faults m, detected in a memory matrix.

3. Transformation of CNF to DNF that enables to find out all solutions of the covering problem. It is necessary to apply an operation of logical multiplication and the minimization (absorption) rules to conjunctive normal form to obtain the following disjunctive normal form:

$$Y = \bigvee_{j=1}^{w} (k_{1}^{j}X_{1} \wedge k_{2}^{j}X_{2} \wedge ... \wedge k_{i}^{j}X_{i} \wedge ... \wedge k_{n}^{j}X_{n}), k_{i}^{j} = \{0,1\}.$$
(17)

It is the generalized DNF notation, where the limit number of terms is equal to $w = 2^n$, where n is the quantity of rows in the generalized set (C,R) or quantity of the variables X in the matrix Y, on the set of which all solutions are formed (fault covering by reserve components); if k_i^j at X_i is equal to zero, the variable X_i is nonessential.

4. Choice of minimal and exact solutions of the covering problem. It is related to the determination of minimal length conjunctions in the achieved DNF. The following transformation executing rows and columns of a memory matrix on the basis of the above-mentioned correspondence which enables to write a minimal covering or set of ones in two-dimensional metrics of rows and columns, which satisfies the conditions (limitations) of the objective function on the quantity of reserve components.

The computational complexity of algebra-logical memory repair method in the part of solving of the covering problem is determined by the following expression:

$$Q = 2^{|F|} + |C + R| \times 2^{|F|}, \qquad (18)$$

where $2^{|F|}$ is costs related to DNF synthesis by logical multiplication of two-component disjunctions (fault coordinate is defined by row and column numbers), where their quantity is equal to the quantity of faulty cells; $|C+R| \times 2^{|F|}$ is upper limit of computational costs, which are needed for minimization of the obtained DNF on maximum set of variables which is equal to the total quantity of rows and columns |C+R|.

In the worst case, when coordinates of all faulty cells are not correlated by rows and columns (they are unique), for instance, diagonal faults, the computational complexity of the matrix method is dependent only on the quantity of faulty cells and its analytic notation is transformed to the following view:

$$Q = 2^{|r|} + |C + R| \times 2^{|r|}|_{|C+R| \le 2 \times |F|} =$$

= $2^{|F|} + 2 \times |F| \times 2^{|F|} = 2^{|F|} \times (1 + 2 \times |F|).$ (19)

If instead of fault set power to use quantity m of them, the previous expression can be represented in more simplified form:

$$Q = 2^{m} \times (1 + 2 \times m) = 2^{m} (2m + 1).$$
(20)

According to the SoC Functional Intellectual Property Infrastructure, the matrix repair method on the basis of solving covering problem is implemented into a chip as one of I-IP components, designed for the functional support of SoC matrix memory.

Conclusion

Scientific novelty is to follow. SoC memory in the future will occupy more than 90% of the chip area which is oriented on use flexible software. Development of models and methods of quick and exact diagnosis, as well as technologies for repairing faulty cells by on-chip facility in real time and on all life cycle stages of a product are urgent problems. It enables to decrease quantity of chip pins, to raise yield, to decrease time-to-market, to reduce service costs, as well as to remove output diagnosis and repair facility.

The algebra-logical memory repair method is based on solving the faulty cells covering problem by spares by means of the Boolean algebra apparatus. The method has quadratic computational complexity and can have hardware or software realization that is service module of fault correction, which enables to carry out memory elements repair in the process of operation.

The classical covering problem use two onedimensional vectors (X, F), where the covering operator P enables to find minimal subset of the components X, which elements cover all from F: $X_{\min} = P(X, F) \leftarrow X \cap F = X_{\min}$ by its aggregate functionality. The statement of covering problem of onedimensional vector F features by two-dimensional matrix $M = (C \times R)$ is needed in the reduction of both components to a single matrix (such coordinate system that is common denominator for both structures). Such metrics for the matrix $M = (C \times R)$ and the vector F is one-dimensional structure. So, in this case it is necessary to carry out transformation of two-dimensional structure (memory fault matrix) $M = (C \times R)$ to one-dimensional one by means of concatenation operation X = (C * R) for subsequent solving of the classical covering problem by application of formal actions, which are defined by the operator $X_{\min} = P(X, F)$.

The proposed method of optimal memory fault repair differs from analogs by application of algebra-logical technology of fault covering by two-dimensional memory matrix topology that enables to obtain minimal and full solutions for subsequent repair in real time, which is based on utilization of spares in the form of memory rows and columns.

Practical significance of the research consists of implementation of the method to SoC Functional Intellectual Property Infrastructure. It enables to raise yield

essentially (5-10%) on the electronic technology market by means of faulty chip repair in the process of production and operation, as well as to increase the life cycle duration of memory matrices by repairing them in real time.

On-chip repair is based on all objects, which have an address: memory, multiplexers and matrix processors. If it is necessary to repair other structures, they must be designed with an allowance for component addressability. The addressability and regularity of components turn a system into reliable, robust, repairable and durable.

Further research is oriented on development of testability structure of the system and hardware, BIRA module for embedded memory repair in appearance of faults on production and operating stages.

Yervant Zorian (EWDTS' 2007, Yerevan): "Now the main problem of system on a chip repair is development of embedded technologies and methods of the logic repair that occupies no more than 10% of chip area".

References

- 1 **Bergeron J.** "Writing testbenches: functional verification of HDL models". Springer, 2003. 512 P.
- 2 **Rashinkar P., Paterson P., Singh L.** "System–on–chip Verification: Methodology and Techniques", Kluwer Academic Publishers, 2002, 393 P.
- 3 Hamdioui S., Gaydadjiev G. N., Van de Goor A. J. "The State-of-the-art and Future Trends in Testing Embedded Memories", Records IEEE International Workshop on Memory Technology, Design, and Testing, San Jose, CA, August 2004. – P. 54–59.
- 4 **Zorian Y.** "Today's SoC Test Challenges", ITC International Test Conference, 2005.
- 5 Shoukourian S., Vardanian V., Zorian Y. "SoC Yield Optimization via an Embedded–Memory Test and Repair Infrastructure", IEEE Design and Test of Computers, 2004. – P. 200–207.
- 6 Youngs L., Paramanandam S. "Mapping and Repairing Embedded–Memory Defects", IEEE Design and Test of Computers, 1997. – P. 18–24.
- 7 **Zorian Y., Shoukourian S.** "Embedded–Memory Test and Repair: Infrastructure IP for SoC Yield", IEEE Design and Test of Computers, 2003. – P. 58–66.
- 8 **Parfentiy A. N., Hahanov V. I., Litvinova E. I.** "SOC Infrastructure Intellectual Property Models"// ASU and automation devices, No. 138, 2007. C. 83–99.
- 9 **Yervant Z.** "What is Infrastructure IP?", IEEE Design & Test of Computers, May–June 2002. P. 5–7.
- 10 Yervant Z., Dmytris G. "Guest editors' introduction: Design for Yield and reliability", IEEE Design & Test of Computers, May–June 2004. – P. 177–182.
- 11 Densmore D., Passerone R., Sangiovanni–Vincentelli A. "A Platform–Based taxonomy for ESL design", Design &Test of Computers, September–October 2006. – P. 359– 373.
- 12 DaSilva F., Zorian Y., Whetsel L., Arabi K., Kapur R. "Overview of the IEEE P1500 Standard", ITC International Test Conference, 2003. – P. 988–997.

Received 2008 10 15

V. Hahanov, W. Gharibi, K. Mostovaya. Embedded Method of SoC Memory Repairing // Electronics and Electrical Engineering. – Kaunas: Technologija, 2009. – No. 2(90). – P. 55–60.

It is proposed SoC Functional Intellectual Property Infrastructure that differ by minimal set of the embedded diagnosis processes in real time and enables to realize such services: functional testing on basis of generable input patterns and analysis of output reactions; SoC diagnosis with given resolution of fault location; fault simulation to carry out the first two procedures on basis of the fault detection table. Structural-algebraic method of embedded fault diagnosis of SoC functional blocks is proposed. The method uses preliminary analysis of the fault detection table to reduction its size and subsequent DNF construction computation, which forms all solutions of SoC functional diagnosis in real time. Ill. 3, bibl. 12 (in English; summaries in English, Russian and Lithuanian).

В. Хаханов, В. Гариби, К. Мостовая. Метод восстановления встроенной памяти SoC // Электроника и электротехника. – Каунас: Технология, 2009. – № 2(90). – С. 55–60.

Предложен алгебро-логический метод оптимального восстановления работоспособности памяти, основанный на решении задачи покрытия дефектных ячеек резервными элементами путем использования аппарата булевой алгебры. Метод позволяет автоматически выполнять восстановление работоспособности элементов памяти в процессе функционирования и может иметь аппаратную или программную встроенную реализацию, представляющую собой сервисный модуль исправления дефектов. Ил. 3. библ. 12 (на английском языке; рефераты на английском, русском и литовском яз.).

V. Hahanov, W. Gharibi, K. Mostovaya. SoC tipo atminties atkūrimo metodo taikymas // Elektronika ir elektrotechnika. – Kaunas: Technologija, 2009. – Nr. 2(90). – P. 55–60.

Pasiūlytas algebrinis–loginis metodas, leidžiantis atkurti optimalų atminties gebėjimą dirbti. Metodas remiasi sprendimo priėmimu, esant defektų, ir elementų pakeitimu rezerviniais elementais taikant Būlio algebrą. Šis metodas leidžia automatiškai atlikti atkūrimo darbus atminties veikimo metu ir gali turėti aparatinės ar programinės įrangos įdiegtą realizaciją, pritaikant paslaugų modulį defektams ištaisyti. II. 3, bibl. 12 (anglų kalba; santraukos anglų, rusų ir lietuvių k.).